Deep Learning R&D Engineer 470 views

Job Description

  • Looking for Design engineers who are conversant with RTL design using System Verilog/SystemC.
  • Should be well versed with different areas of digital design, RTL coding, micro-architecture development, Low-power design techniques, simulation, synthesis, scripting.
  • Should be a team player who is willing to work with Verif/Back-end/Power/Architecture teams.

Qualifications

  1. Masters/Bachelors in Electronics Engineering
  2. Digital design skills (FPGA/ASIC),Low-power aware design , Micro-architecture design skills
  3. Hardware Description Language: SystemVerilog/Verilog/SystemC
  4. Scripting Languages – Perl/Python
  5. Knowledge in Deep Learning would be advantageous, not mandatory
  6. Team Player

APPLY HERE

Apply for this job
Share this job
Contact Us



Top 10 cities with jobs available: